

COM Express Carrier Design Guide

Carrier design guideline for

PCOM-B658VGL

Rev. R0.2

Revision history

Rev.	Date	Note
R0.1	23 th . April.2024	1st Draft
R0.2	16 th March 2026	Add RTC Ref Design

Contents

COM Express Carrier Design Guide	1
Carrier design guideline for PCOM-B658VGL.....	1
1 Introduction	7
2 PCOM-B658.....	8
2.1 PCOM-B658VGL Block Diagram	8
2.2 PCOM-B658VGL Pin-out.....	9
3 COM Express Interface.....	12
3.1 PCIe / PEG	12
3.1.1 AC Coupling Capacitor	16
3.1.2 PCB layout guideline - PCIe/PEG	17
3.1.3 Passive Devices	17
3.1.4 Reference schematic - PCOM-C60B R0.....	17
3.1.5 Max trace length and available carrier trace length - PCIe	20
3.1.6 Max trace length and available carrier trace length – PEG.....	21
3.2 USB 2.0/3.0	23
3.2.1 PCB layout guideline - USB2.0/3.2	25
3.2.2 Reference schematic - PCOM-C60B R0.....	26
3.2.3 Max trace length and available carrier trace length - USB 2.0 / 3.0.....	27
3.3 DDI.....	28
3.3.1 PCB layout guideline - DDI (DP).....	31
3.3.2 Reference schematic - PCOM-C60B R0.....	31
3.3.3 Max trace length and available carrier trace length - DDI	32
3.4 LAN	33
3.4.1 PCB layout guideline - LAN	35
3.4.2 Reference schematic – for 2.5G LAN	36
3.4.3 Max trace length and available carrier trace length - LAN.....	36
3.5 SATA.....	37
3.5.1 PCB layout guideline -SATA	37
3.5.2 Reference schematic - PCOM-C60B R0.....	38
3.5.3 Max trace length and available carrier trace length - SATA	38
3.6 LVDS.....	39
3.6.1 PCB layout guideline - LVDS.....	40
3.6.2 Reference schematic - PCOM-C60B R0.....	41
3.6.3 Max trace length and available carrier trace length - LVDS	41
3.7 UART	42
3.7.1 Reference schematic - PCOM-C605R.....	43
3.8 I2C.....	43
3.9 SMBus.....	43

3.9 GPIO	44
3.10 LPC	44
3.10.1 PCB layout guideline - LPC	45
3.10.2 Reference schematic - PCOM-C605 R0	45
3.11 SPI	46
3.11.1 Reference schematic - PCOM-C60B R0	47
3.12 VGA	48
3.12.1 PCB layout guideline - VGA	49
3.12.2 Reference schematic - PCOM-C60B ZR3	50
3.12.3 Max trace length and available carrier trace length - VGA	51
3.13 RTC	52
4 Power	53
4.1 Power sequence	53
5 Mechanical	55
5.1 PCOM-B658VGL Dimension	55
6 COM Express Module and Carrier protection design	57
6.1 Module protection	57
6.2 Carrier protection	58
7 Industry Specifications	59

List of Tables

Table 1 PCOM-B658VGL Pin-Out	11
Table 2 B658VGL PCI Express Lanes Signals, Pin Types, and Descriptions	13
Table 3 B658VGL PEG Signals, Pin Types, and Descriptions	14
Table 4 B658VGL PCI Express Lanes Signals, Pin Types, and Descriptions (2)...	15
Table 5 PCIE/PEG Layout information	17
Table 6 PCIE/PEG AC coupling capacitor value	17
Table 7 PCIE carrier available traces - Device Down/Add In Card	20
Table 8 PEG carrier available traces - Device Down/Add In Card	22
Table 9 B658VGL USB 2.0	23
Table 10 B658VGL USB 3.0	24
Table 11 USB 2.0 / 3.0 Layout information	25
Table 12 USB2.0 / 3.2 carrier available traces.....	27
Table 13 B658VGL DDI1	28
Table 14 B658VGL DDI2	29
Table 15 LAN Layout information	35
Table 16 Carrier available traces - LAN	36
Table 17 B658VGL SATA.....	37
Table 18 SATA layout information	38
Table 19 Carrier available traces - SATA	39
Table 20 B658VGL LVDS	40
Table 21 LVDS Layout information	40
Table 22 Carrier available traces – LVDS Channel A	42
Table 23 Carrier available traces – LVDS Channel B	42
Table 24 B658VGL UART	42
Table 25 B658VGL I2C	43
Table 26 B658VGL SMBus	43
Table 27 B658VGL GPIO	44
Table 28 B658VGL LPC	44
Table 29 LPC Layout information	45
Table 30 PCOM-B658VGL SPI.....	46
Table 31 PCOM-B658VGL VGA.....	48
Table 32 VGA Layout information	49
Table 33 Carrier available traces – VGA	51

List of Figures

Figure 1 PCOM-B658VGL Block Diagram.....	8
Figure 2 PCIE AC Coupling Capacitor - Device Down	16
Figure 3 PCIE AC Coupling Capacitor - Add In Card.....	16
Figure 4 PCIEx1 reference schematic.....	18
Figure 5 PCIEx4 reference schematic.....	18
Figure 6 PEG reference schematic	19
Figure 7 USB 2.0 / 3.0 Reference schematic 1	26
Figure 8 USB 2.0/3.0 Reference schematic 2	26
Figure 9 Reference schematic - DDI	32
Figure 10 Reference schematic – LAN.....	36
Figure 11 Reference schematic - SATA.....	38
Figure 12 Reference schematic - LVDS	41
Figure 13 Reference schematic - UART	43
Figure 14 Reference schematic - LPC	45
Figure 15 Reference schematic – SPI.....	47
Figure 16 Reference schematic - VGA.....	51
Figure 17 B658VGL ATX Mode power sequence	53
Figure 18 B658VGL AT Mode power sequence.....	54
Figure 19 PCOM-B658VGL Dimension – TOP & Bottom	55
Figure 20 PCOM-B658VGL cooler / heatsink / heatspreader dimension.....	56
Figure 21 Circuit protection on Module.....	57
Figure 22 Circuit protection on Carrier	58

1 Introduction

The Carrier Design Guide provides the guideline of designing your own carrier board based on Portwell's COM Express Modular product PCOM-B658. PCOM-B B658 is Type 6, 125x95mm Modular board, more information is included in PCOM-B658 User's Guide and can be downloaded from Portwell download center (Or contact your Portwell sales representative for acquiring PCOM-B658 User's Guide). This carrier design guide is dedicated for the designers designing a COM Express Type 6 carrier board which will have a excellent compatibility with Portwell's PCOM-B658 modular product.

The layout guideline provided are 8 PCB layer stack up, each interface has three sections, which are detail PCOM-B658 pin out, pin name, power rail, PU/PD, AC couple capacitor and etc. information are included. Second part contains PCB layout guide, impedance, maximum trace, trace width, and trace spacing etc. Third section provides the available trace length of which designers are able to optimize the high speed signals such as PCIE, SATA, USB etc.

2 PCOM-B658

2.1 PCOM-B658VGL Block Diagram




Figure 1 PCOM-B658VGL Block Diagram

2.2 PCOM-B658VGL Pin-out

PCOM-B658VGL Type 6 Pin-Out							
Pin	Row A	Pin	Row B	Pin	Row C	Pin	Row D
A1	GND(FIXED)	B1	GND(FIXED)	C1	GND(FIXED)	D1	GND(FIXED)
A2	GBE0_MDI3-	B2	GBE0_ACT#	C2	GND	D2	GND
A3	GBE0_MDI3+	B3	LPC_FRAME#	C3	USB_SSRX0-	D3	USB_SSTX0-
A4	GBE0_LINK_1000#	B4	LPC_AD0	C4	USB_SSRX0+	D4	USB_SSTX0+
A5	GBE0_LINK_2500#	B5	LPC_AD1	C5	GND	D5	GND
A6	GBE0_MDI2-	B6	LPC_AD2	C6	USB_SSRX1-	D6	USB_SSTX1-
A7	GBE0_MDI2+	B7	LPC_AD3	C7	USB_SSRX1+	D7	USB_SSTX1+
A8	GBE0_LINK#	B8	N/C	C8	GND	D8	GND
A9	GBE0_MDI1-	B9	ESPI_ALERT1#	C9	USB_SSRX2-	D9	USB_SSTX2-
A10	GBE0_MDI1+	B10	LPC_CLK	C10	USB_SSRX2+	D10	USB_SSTX2+
A11	GND(FIXED)	B11	GND(FIXED)	C11	GND(FIXED)	D11	GND(FIXED)
A12	GBE0_MDI0-	B12	PWRBTN#	C12	USB_SSRX3-	D12	USB_SSTX3-
A13	GBE0_MDI0+	B13	SMB_CK	C13	USB_SSRX3+	D13	USB_SSTX3+
A14	N/C	B14	SMB_DAT	C14	GND	D14	GND
A15	SUS_S3#	B15	SMB_ALERT#	C15	USB4_1_LSTX	D15	DDI1_CTRLCLK_AUX+
A16	SATA0_TX+	B16	SATA1_TX+	C16	USB4_1_LSRX	D16	DDI1_CTRLCLK_AUX-
A17	SATA0_TX-	B17	SATA1_TX-	C17	USB4_RT_ENA	D17	USB4_PD_I2C_ALERT#
A18	SUS_S4#	B18	SUS_STAT	C18	GND	D18	PMCALERT#
A19	SATA0_RX+	B19	SATA1_RX+	C19	PCIE_RX6+	D19	PCIE_TX6+
A20	SATA0_RX-	B20	SATA1_RX-	C20	PCIE_RX6-	D20	PCIE_TX6-
A21	GND(FIXED)	B21	GND(FIXED)	C21	GND(FIXED)	D21	GND(FIXED)
A22	N/C	B22	N/C	C22	PCIE_RX7+	D22	PCIE_TX7+
A23	N/C	B23	N/C	C23	PCIE_RX7-	D23	PCIE_TX7-
A24	SUS_S5#	B24	PWR_OK	C24	DDI1_HPD	D24	GND
A25	N/C	B25	N/C	C25	SML0_CLK	D25	GND
A26	N/C	B26	N/C	C26	SML0_DAT	D26	DDI1_PAIR0+
A27	BATLOW#	B27	WDT	C27	SML1_CLK	D27	DDI1_PAIR0-
A28	(S)ATA_ACT#	B28	HDA_SDIN2	C28	SML1_DAT	D28	GND
A29	HDA_SYNC	B29	HDA_SDIN1	C29	USB4_PD_I2C_CLK	D29	DDI1_PAIR1+
A30	HDA_RST#	B30	HDA_SDIN0	C30	USB4_PD_I2C_DATA	D30	DDI1_PAIR1-
A31	GND(FIXED)	B31	GND(FIXED)	C31	GND(FIXED)	D31	GND(FIXED)
A32	HDA_BITCLK	B32	SPKR	C32	DDI2_CTRLCLK_AUX+	D32	DDI1_PAIR2+
A33	HDA_SDOUT	B33	I2C_CK	C33	DDI2_CTRLCLK_AUX-	D33	DDI1_PAIR2-
A34	BIOS_DIS0#	B34	I2C_DAT	C34	DDI2_DDC_AUX_SEL	D34	DDI1_DDC_AUX_SEL
A35	THRMTRIP#	B35	THRM#	C35	USB4_2_LSTX	D35	USB4_2_LSRX
A36	USB6-	B36	USB7-	C36	DDI3_CTRLCLK_AUX+	D36	DDI1_PAIR3+
A37	USB6+	B37	USB7+	C37	DDI3_CTRLCLK_AUX-	D37	DDI1_PAIR3-
A38	USB_6_7_OC#	B38	USB_4_5_OC#	C38	DDI3_DDC_AUX_SEL	D38	GND

A39	USB4-	B39	USB5-	C39	DDI3_PAIR0+	D39	DDI2_PAIR0+
A40	USB4+	B40	USB5+	C40	DDI3_PAIR0-	D40	DDI2_PAIR0-
A41	GND(FIXED)	B41	GND(FIXED)	C41	GND(FIXED)	D41	GND(FIXED)
A42	USB2-	B42	USB3-	C42	DDI3_PAIR1+	D42	DDI2_PAIR1+
A43	USB2+	B43	USB3+	C43	DDI3_PAIR1-	D43	DDI2_PAIR1-
A44	USB_2_3_OC#	B44	USB_0_1_OC#	C44	DDI3_HPD	D44	DDI2_HPD
A45	USB0-	B45	USB1-	C45	N/C	D45	GND
A46	USB0+	B46	USB1+	C46	DDI3_PAIR2+	D46	DDI2_PAIR2+
A47	VCC_RTC	B47	ESPI_EN#	C47	DDI3_PAIR2-	D47	DDI2_PAIR2-
A48	RSMRST_OUT#	B48	USB0_HOST_PRSN#	C48	N/C	D48	GND
A49	GBE0_SDP	B49	SYS_RESET#	C49	DDI3_PAIR3+	D49	DDI2_PAIR3+
A50	LPC_SERIRQ	B50	CB_RESET#	C50	DDI3_PAIR3-	D50	DDI2_PAIR3-
A51	GND(FIXED)	B51	GND(FIXED)	C51	GND(FIXED)	D51	GND(FIXED)
A52	N/C	B52	N/C	C52	PEG_RX0+	D52	PEG_TX0+
A53	N/C	B53	N/C	C53	PEG_RX0-	D53	PEG_TX0-
A54	GPI0	B54	GPO1	C54	TYPE0#	D54	PEG_LANE_RV#
A55	PCIE_TX4+	B55	PCIE_RX4+	C55	PEG_RX1+	D55	PEG_TX1+
A56	PCIE_TX4-	B56	PCIE_RX4-	C56	PEG_RX1-	D56	PEG_TX1-
A57	GND	B57	GPO2	C57	TYPE1#	D57	TYPE2#
A58	PCIE_TX3+	B58	PCIE_RX3+	C58	PEG_RX2+	D58	PEG_TX2+
A59	PCIE_TX3-	B59	PCIE_RX3-	C59	PEG_RX2-	D59	PEG_TX2-
A60	GND(FIXED)	B60	GND(FIXED)	C60	GND(FIXED)	D60	GND(FIXED)
A61	PCIE_TX2+	B61	PCIE_RX2+	C61	PEG_RX3+	D61	PEG_TX3+
A62	PCIE_TX2-	B62	PCIE_RX2-	C62	PEG_RX3-	D62	PEG_TX3-
A63	GPI1	B63	GPO3	C63	GND	D63	GND
A64	PCIE_TX1+	B64	PCIE_RX1+	C64	GND	D64	GND
A65	PCIE_TX1-	B65	PCIE_RX1-	C65	PEG_RX4+	D65	PEG_TX4+
A66	GND	B66	WAKE0#	C66	PEG_RX4-	D66	PEG_TX4-
A67	GPI2	B67	WAKE1#	C67	RAPID_SHUTDOWN	D67	GND
A68	PCIE_TX0+	B68	PCIE_RX0+	C68	PEG_RX5+	D68	PEG_TX5+
A69	PCIE_TX0-	B69	PCIE_RX0-	C69	PEG_RX5-	D69	PEG_TX5-
A70	GND(FIXED)	B70	GND(FIXED)	C70	GND(FIXED)	D70	GND(FIXED)
A71	LVDS_A0+/eDP_TX2+	B71	LVDS_B0+	C71	PEG_RX6+	D71	PEG_TX6+
A72	LVDS_A0-/eDP_TX2-	B72	LVDS_B0-	C72	PEG_RX6-	D72	PEG_TX6-
A73	LVDS_A1+/eDP_TX1+	B73	LVDS_B1+	C73	GND	D73	GND
A74	LVDS_A1-/eDP_TX1-	B74	LVDS_B1-	C74	PEG_RX7+	D74	PEG_TX7+
A75	LVDS_A2+/eDP_TX0+	B75	LVDS_B2+	C75	PEG_RX7-	D75	PEG_TX7-
A76	LVDS_A2-/eDP_TX0-	B76	LVDS_B2-	C76	GND	D76	GND
A77	LVDS_VDD_EN/eDP_VDD_EN	B77	LVDS_B3+	C77	GND	D77	GND
A78	LVDS_A3+	B78	LVDS_B3-	C78	PEG_RX8+	D78	PEG_TX8+
A79	LVDS_A3-	B79	LVDS_BKLT_EN/eDP_BKLT_EN	C79	PEG_RX8-	D79	PEG_TX8-
A80	GND(FIXED)	B80	GND(FIXED)	C80	GND(FIXED)	D80	GND(FIXED)
A81	LVDS_A_CK+	B81	LVDS_B_CK+	C81	PEG_RX9+	D81	PEG_TX9+

A82	LVDS_A_CK-	B82	LVDS_B_CK-	C82	PEG_RX9-	D82	PEG_TX9-
A83	LVDS_I2C_CK/eDP_AUX+	B83	LVDS_BKLT_CTRL/eDP_BKLT_CTRL	C83	GND	D83	GND
A84	LVDS_I2C_DAT/eDP_AUX-	B84	VCC_5V_SBY	C84	GND	D84	GND
A85	GPI3	B85	VCC_5V_SBY	C85	PEG_RX10+	D85	PEG_TX10+
A86	N/C	B86	VCC_5V_SBY	C86	PEG_RX10-	D86	PEG_TX10-
A87	eDP_HPD	B87	VCC_5V_SBY	C87	GND	D87	GND
A88	PCIE_CLK_REF+	B88	BIOS_DIS1#	C88	PEG_RX11+	D88	PEG_TX11+
A89	PCIE_CLK_REF-	B89	VGA_RED	C89	PEG_RX11-	D89	PEG_TX11-
A90	GND(FIXED)	B90	GND(FIXED)	C90	GND(FIXED)	D90	GND(FIXED)
A91	SPI_POWER	B91	VGA_GRN	C91	PEG_RX12+	D91	PEG_TX12+
A92	SPI_MISO	B92	VGA_BLU	C92	PEG_RX12-	D92	PEG_TX12-
A93	GPO0	B93	VGA_HSYNC	C93	GND	D93	GND
A94	SPI_CLK	B94	VGA_VSYNC	C94	PEG_RX13+	D94	PEG_TX13+
A95	SPI_MOSI	B95	VGA_I2C_CK	C95	PEG_RX13-	D95	PEG_TX13-
A96	N/C	B96	VGA_I2C_DAT	C96	GND	D96	GND
A97	TYPE10#	B97	SPI_CS#	C97	GND	D97	GND
A98	SER0_TX	B98	N/C	C98	PEG_RX14+	D98	PEG_TX14+
A99	SER0_RX	B99	N/C	C99	PEG_RX14-	D99	PEG_TX14-
A100	GND(FIXED)	B100	GND(FIXED)	C100	GND(FIXED)	D100	GND(FIXED)
A101	SER1_TX	B101	FAN_PWNOUT	C101	PEG_RX15+	D101	PEG_TX15+
A102	SER1_RX	B102	FAN_TACHIN	C102	PEG_RX15-	D102	PEG_TX15-
A103	LID#	B103	SLEEP#	C103	GND	D103	GND
A104	VCC_12V	B104	VCC_12V	C104	VCC_12V	D104	VCC_12V
A105	VCC_12V	B105	VCC_12V	C105	VCC_12V	D105	VCC_12V
A106	VCC_12V	B106	VCC_12V	C106	VCC_12V	D106	VCC_12V
A107	VCC_12V	B107	VCC_12V	C107	VCC_12V	D107	VCC_12V
A108	VCC_12V	B108	VCC_12V	C108	VCC_12V	D108	VCC_12V
A109	VCC_12V	B109	VCC_12V	C109	VCC_12V	D109	VCC_12V
A110	GND(FIXED)	B110	GND(FIXED)	C110	GND(FIXED)	D110	GND(FIXED)

Table 1 PCOM-B658VGL Pin-Out

3 COM Express Interface

3.1 PCIe / PEG

PCOM-B658VGL PCIe

Pin#	Pin Name	COMe 3.0/3.1 Specification (Signals Requiring Module Termination)	Pin Typ	B658 Module	Pwr Rail /Tolerance(Volt)
B68	PCIE_RX0+	AC coupled off the Module.	I PCIE	PCH to Com Express Row connector.	AC coupled off Module
B69	PCIE_RX0-				
B64	PCIE_RX1+				
B65	PCIE_RX1-				
B61	PCIE_RX2+				
B62	PCIE_RX2-				
B58	PCIE_RX3+				
B59	PCIE_RX3-				
B55	PCIE_RX4+				
B56	PCIE_RX4-				
B52	PCIE_RX5+				
B53	PCIE_RX5-				
C19	PCIE_RX6+				
C20	PCIE_RX6-				
C22	PCIE_RX7+				
C23	PCIE_RX7-				
A68	PCIE_TX0+	AC coupled on the Module	O PCIE	0.22uF AC coupled on the Module(Gen3).	AC coupled on Module
A69	PCIE_TX0-				
A64	PCIE_TX1+				
A65	PCIE_TX1-				
A61	PCIE_TX2+				
A62	PCIE_TX2-				
A58	PCIE_TX3+				
A59	PCIE_TX3-				
A55	PCIE_TX4+				
A56	PCIE_TX4-				
A52	PCIE_TX5+				
A53	PCIE_TX5-				
D19	PCIE_TX6+				
D20	PCIE_TX6-				

Table 2 B658VGL PCI Express Lanes Signals, Pin Types, and Descriptions

Pin#	Pin Name	COMe 3.0/3.1 Specification (Signals Requiring Module Termination)	Pin Typ	B658 Module	Pwr Rail /Tolerance(Volt)
C52	PEG_RX0+	AC coupled off Module.	I PCIE	AC coupled off Module.	AC coupled off Module
C53	PEG_RX0-				
C55	PEG_RX1+				
C56	PEG_RX1-				
C58	PEG_RX2+				
C59	PEG_RX2-				
C61	PEG_RX3+				
C62	PEG_RX3-				
C65	PEG_RX4+				
C66	PEG_RX4-				
C68	PEG_RX5+				
C69	PEG_RX5-				
C71	PEG_RX6+				
C72	PEG_RX6-				
C74	PEG_RX7+				
C75	PEG_RX7-				
C78	PEG_RX8+				
C79	PEG_RX8-				
C81	PEG_RX9+				
C82	PEG_RX9-				
C85	PEG_RX10+				
C86	PEG_RX10-				
C88	PEG_RX11+				
C89	PEG_RX11-				
C91	PEG_RX12+				
C92	PEG_RX12-				
C94	PEG_RX13+				
C95	PEG_RX13-				
C98	PEG_RX14+				
C99	PEG_RX14-				
C101	PEG_RX15+				
C102	PEG_RX15-				

Pin#	Pin Name	COMe 3.0/3.1 Specification (Signals Requiring Module Termination)	Pin Typ	B658 Module	Pwr Rail /Tolerance(Volt)
------	----------	--	---------	-------------	------------------------------

D52	PEG_TX0+	AC coupled on Module.	O PCIE	0.22uF AC coupled on the Module(Gen3).	AC coupled on Module
D53	PEG_TX0-				
D55	PEG_TX1+				
D56	PEG_TX1-				
D58	PEG_TX2+				
D59	PEG_TX2-				
D61	PEG_TX3+				
D62	PEG_TX3-				
D65	PEG_TX4+				
D66	PEG_TX4-				
D68	PEG_TX5+				
D69	PEG_TX5-				
D71	PEG_TX6+				
D72	PEG_TX6-				
D74	PEG_TX7+				
D75	PEG_TX7-				
D78	PEG_TX8+				
D79	PEG_TX8-				
D81	PEG_TX9+				
D82	PEG_TX9-				
D85	PEG_TX10+				
D86	PEG_TX10-				
D88	PEG_TX11+				
D89	PEG_TX11-				
D91	PEG_TX12+				
D92	PEG_TX12-				
D94	PEG_TX13+				
D95	PEG_TX13-				
D98	PEG_TX14+				
D99	PEG_TX14-				
D101	PEG_TX15+				
D102	PEG_TX15-				

Table 3 B658VGL PEG Signals, Pin Types, and Descriptions

Pin#	Pin Name	COMe 3.0/3.1 Specification (Signals Requiring Module Termination)	Pin Typ	B658 Module	Pwr Rail /Tolerance(Volt)
D54	PEG_LANE_ RV#		I CMOS	PU 1k ohm to V3P3S .	3.3V / 3.3V
A88	PCIE_CLK_ REF+		O PCIE	PCH to Com Express Row connector.	PCIE
A89	PCIE_CLK_ REF-		O PCIE	PCH to Com Express Row connector.	PCIE
B50	CB_RESET#		O CMOS	EC to Com Express Row connector.	3.3VSuspend/ 3.3V
B66	WAKE0#	Pulled up to 3.3V standby on module with a 10K resistor	I CMOS	PCH to Com Express Row connector.	3.3VSuspend/ 3.3V

Table 4 B658VGL PCI Express Lanes Signals, Pin Types, and Descriptions (2)

3.1.1 AC Coupling Capacitor

PCIE / PEG AC Coupling : Device Down

While PCIE devices are designed on COM Express Carrier Board, the AC coupling Capacitor should be added on the carrier, please refer to below diagram.




Figure 2 PCIE AC Coupling Capacitor - Device Down

(From PICMG COM Express Carrier Board Design Guide)

PCIE / PEG AC Coupling : Add-In Card

While PCIE devices are designed as Add In Card, the AC coupling Capacitor should be on PCle Add-In Card, rather than on the COM Express Carrier Board, please refer to below diagram.




Figure 3 PCIE AC Coupling Capacitor - Add In Card

(From PICMG COM Express Carrier Board Design Guide)

Via design

Long via stub degrades overall signal integrity margin. Specific via stub length requirements may be defined within the interface design guideline chapters. For MS to SL/DSL routing recommendation on this platform, routing recommendation has covered via stub length as below.

- PEG <=10 mils
- DMI /DP/PCH IO <=25 mils

3.1.2 PCB layout guideline - PCIe/PEG

Parameter	PCIe Gen2	PCIe Gen3	PEG Gen4
Bandwidth	5 G	8 G	16 G
Maximum signal line length (coupled traces) TX and RX	12.0/10 inches	8 inches (Add In Card/ Device Down)	6.9 inches (Add In Card/ Device Down)
Differential impedance	85 Ω +/-15%	85 Ω +/-15%	85 Ω +/-15%
Single-ended Impedance	50 Ω +/-15%	50 Ω +/-15%	50 Ω +/-15%
Trace width (W)	3.5 mil PCB stack-up dependent	3.5 mil PCB stack-up dependent	3.5 mil PCB stack-up dependent
Spacing between differential pairs (intra-pair) (S)	15 mil PCB stack-up dependent	15 mil PCB stack-up dependent	15 mil PCB stack-up dependent
Spacing between RX and TX pairs (inter-pair) (s)	Min. 20mils	Min. 20mils	Min. 20mils
Length matching between differential pairs (intra-pair)	Max. 5mils	Max. 5mils	Max. 5mils
Reference plane	GND referenced preferred	GND referenced preferred	GND referenced preferred
Spacing from edge of plane	Min. 10*W mils (W=trace width)	Min. 10*W mils (W=trace width)	Min. 10*W mils (W=trace width)
Via Usage	Max. 2 vias per TX trace Max. 4 vias per RX trace	Max. 1 vias per TX trace Max. 1 vias per RX trace	Max. 1vias per TX trace Max.1 vias per RX trace

Table 5 PCIe/PEG Layout information

3.1.3 Passive Devices

AC Cap value (Gen1/Gen2/Gen4)	Min = 75nf Max = 265nf	PCOM-B658VGL AC Cap value 220nF
AC Cap value (Gen3)	Min = 176nf Max = 265nf	

Table 6 PCIe/PEG AC coupling capacitor value

3.1.4 Reference schematic - PCOM-C60B R0




Figure 4 PCIe x1 reference schematic




Figure 5 PCIe x4 reference schematic



3.1.5 Max trace length and available carrier trace length - PCIe

PIN	Name	Module Length	Max Length	Available Carrier length (Device Down Topology)
B68	PCIE_RXP0	2162.86	8000	5837.14
B69	PCIE_RXN0	2165.87	8000	5834.13
A68	PCIE_TXP0	2406.39	8000	5593.61
A69	PCIE_TXN0	2405.06	8000	5594.94
B64	PCIE_RXP1	2386.44	8000	5613.56
B65	PCIE_RXN1	2390.11	8000	5609.89
A64	PCIE_TXP1	2333.81	8000	5666.19
A65	PCIE_TXN1	2335.05	8000	5664.95
B61	PCIE_RXP2	2243.57	8000	5756.43
B62	PCIE_RXN2	2246.92	8000	5753.08
A61	PCIE_TXP2	2347.75	8000	5652.25
A62	PCIE_TXN2	2345.96	8000	5654.04
B58	PCIE_RXP3	2314.25	8000	5685.75
B59	PCIE_RXN3	2318.35	8000	5681.65
A58	PCIE_TXP3	2383.66	8000	5616.34
A59	PCIE_TXN3	2381.22	8000	5618.78
B55	PCIE_RXP4	2470.98	8000	5529.02
B56	PCIE_RXN4	2474.12	8000	5525.88
A55	PCIE_TXP4	2318.69	8000	5681.31
A56	PCIE_TXN4	2321.01	8000	5678.99
B52	PCIE_RXP5	N/C	N/A	N/A
B53	PCIE_RXN5	N/C	N/A	N/A
A52	PCIE_TXP5	N/C	N/A	N/A
A53	PCIE_TXN5	N/C	N/A	N/A
C19	PCIE_RXP6	3665.15	8000	4334.85
C20	PCIE_RXN6	3665.12	8000	4334.88
D19	PCIE_TXP6	4114.37	8000	3885.63
D20	PCIE_TXN6	4114.53	8000	3885.47
C22	PCIE_RXP7	3015.34	8000	4984.66
C23	PCIE_RXN7	3017.18	8000	4982.82
D22	PCIE_TXP7	3287.06	8000	4712.94
D23	PCIE_TXN7	3283.81	8000	4716.19

Table 7 PCIe carrier available traces - Device Down/Add In Card

3.1.6 Max trace length and available carrier trace length – PEG

PIN	Name	Module Length	Max Length	Available Carrier length (Device Down Topology)
C52	PEG_RX0+	2418.49	6900	4481.51
C53	PEG_RX0-	2419.64	6900	4480.36
D52	PEG_TX0+	1597.71	6900	5302.29
D53	PEG_TX0-	1596.01	6900	5303.99
C55	PEG_RX1+	2387.73	6900	4512.27
C56	PEG_RX1-	2387.2	6900	4512.8
D55	PEG_TX1+	1490.48	6900	5409.52
D56	PEG_TX1-	1490.72	6900	5409.28
C58	PEG_RX2+	2384.03	6900	4515.97
C59	PEG_RX2-	2386.93	6900	4513.07
D58	PEG_TX2+	1738.77	6900	5161.23
D59	PEG_TX2-	1738.56	6900	5161.44
C61	PEG_RX3+	2393.09	6900	4506.91
C62	PEG_RX3-	2393.5	6900	4506.5
D61	PEG_TX3+	1586.28	6900	5313.72
D62	PEG_TX3-	1583.12	6900	5316.88
C65	PEG_RX4+	2399.99	6900	4500.01
C66	PEG_RX4-	2400	6900	4500
D65	PEG_TX4+	1915.61	6900	4984.39
D66	PEG_TX4-	1914.44	6900	4985.56
C68	PEG_RX5+	2634.19	6900	4265.81
C69	PEG_RX5-	2632.58	6900	4267.42
D68	PEG_TX5+	1683.81	6900	5216.19
D69	PEG_TX5-	1685.19	6900	5214.81
C71	PEG_RX6+	2755.98	6900	4144.02
C72	PEG_RX6-	2753.8	6900	4146.2
D71	PEG_TX6+	1970.32	6900	4929.68
D72	PEG_TX6-	1967.69	6900	4932.31
C74	PEG_RX7+	2978.41	6900	3921.59
C75	PEG_RX7-	2981.11	6900	3918.89
D74	PEG_TX7+	1913.88	6900	4986.12
D75	PEG_TX7-	1915.19	6900	4984.81
C78	PEG_RX8+	1548.03	6900	5351.97

C79	PEG_RX8-	1547.23	6900	5352.77
D78	PEG_TX8+	2697.72	6900	4202.28
D79	PEG_TX8-	2698.82	6900	4201.18
C81	PEG_RX9+	1675.79	6900	5224.21
C82	PEG_RX9-	1671.01	6900	5228.99
D81	PEG_TX9+	2481.17	6900	4418.83
D82	PEG_TX9-	2484.71	6900	4415.29
C85	PEG_RX10+	1968.37	6900	4931.63
C86	PEG_RX10-	1967.33	6900	4932.67
D85	PEG_TX10+	2743.09	6900	4156.91
D86	PEG_TX10-	2738.52	6900	4161.48
C88	PEG_RX11+	1903.7	6900	4996.3
C89	PEG_RX11-	1908.51	6900	4991.49
D88	PEG_TX11+	2965.96	6900	3934.04
D89	PEG_TX11-	2961.64	6900	3938.36
C91	PEG_RX12+	3434.51	6900	3465.49
C92	PEG_RX12-	3434.99	6900	3465.01
D91	PEG_TX12+	2062.45	6900	4837.55
D92	PEG_TX12-	2060.47	6900	4839.53
C94	PEG_RX13+	3441.97	6900	3458.03
C95	PEG_RX13-	3440.28	6900	3459.72
D94	PEG_TX13+	2022.38	6900	4877.62
D95	PEG_TX13-	2019.71	6900	4880.29
C98	PEG_RX14+	3396.55	6900	3503.45
C99	PEG_RX14-	3397.45	6900	3502.55
D98	PEG_TX14+	1990.04	6900	4909.96
D99	PEG_TX14-	1992.05	6900	4907.95
C101	PEG_RX15+	3340.6	6900	3559.4
C102	PEG_RX15-	3339.21	6900	3560.79
D101	PEG_TX15+	2070.94	6900	4829.06
D102	PEG_TX15-	2071.31	6900	4828.69

Table 8 PEG carrier available traces - Device Down/Add In Card

3.2 USB 2.0/3.0

PCOM-B658VGL USB2.0

Pin#	Pin Name	COMe 3.0/3.1 Specification Specification (Signals Requiring Module Termination)	Pin Typ	B658 Module	Pwr Rail /Tolerance(Volt)
A45	USB0-	No termination is required on USB pairs.	I/O USB	PCH to Com Express Row connector.	3.3V Suspend/3.3V
A46	USB0+				
B45	USB1-				
B46	USB1+				
A42	USB2-				
A43	USB2+				
B42	USB3-				
B43	USB3+				
A39	USB4-				
A40	USB4+				
B39	USB5-				
B40	USB5+				
A36	USB6-				
A37	USB6+				
B36	USB7-				
B37	USB7+				
B44	USB_0_1_ OC#	Pulled up to 3.3V standby on module with a 10K Ω resistor	I CMOS	EC to Com Express Row connector.	3.3V Suspend/ 3.3V
A44	USB_2_3_ OC#			(有個未上件電阻 to EC) N/C	
B38	USB_4_5_ OC#			PU 10k ohm to V3P3A .	
A38	USB_6_7_ OC#				

Table 9 B658VGL USB 2.0

PCOM-B657VGL USB3.0

Pin#	Pin Name	COMe 3.0/3.1 Specification Specification (Signals Requiring Module Termination)	Pin Typ	B658 Module	Pwr Rail /Tolerance(Volt)
C3	USB_SSRX0-	AC coupled off Module.	I PCIE	PCH to Com Express Row connector.	AC coupled off Module.
C4	USB_SSRX0+				
C6	USB_SSRX1-				
C7	USB_SSRX1+				
C9	USB_SSRX2-				
C10	USB_SSRX2+				
C12	USB_SSRX3-				
C13	USB_SSRX3+				
D3	USB_SSTX0-	AC coupled on Module.	O PCIE	0.22uF AC coupled on the Module.	AC coupled on Module
D4	USB_SSTX0+				
D6	USB_SSTX1-				
D7	USB_SSTX1+				
D9	USB_SSTX2-				
D10	USB_SSTX2+				
D12	USB_SSTX3-				
D13	USB_SSTX3+				
B48	USB0_HOST_P RSNT	Pulled down to 3.3V standby on module with a 47K Ω resistor	I CMOS	PD 10k ohm to GND.	3.3V Suspend/ 3.3V
A48	RSMRST_OUT#		O CMOS CMOS		3.3V Suspend/ 3.3V

Table 10 B658VGL USB 3.0

3.2.1 PCB layout guideline - USB2.0/3.2

Parameter	Trace Routing	Trace Routing
Transfer rate / Port	480 Mbit/s	5.0 GBit/s
Maximum signal line length (coupled traces)	Std PCB :Max. 10.0 inches	Std PCB 7.5 inches
Differential Impedance	85 Ω +/-15%	85 Ω +/-15%
Single-ended Impedance	50 Ω +/-15%	50 Ω +/-15%
Trace width (W)	3.5 mil PCB stack-up dependent	3.5 mil PCB stack-up dependent
Spacing between differential pairs (intra-pair) (S)	4 mil PCB stack-up dependent	4mil PCB stack-up dependent
Spacing between pairs-to-pairs (inter-pair) (s)	Min. 15mils	Min. 15mils
Spacing between differential pairs and high-speed periodic signals	Min. 15mils	Min. 15mils
Spacing between differential pairs and low-speed non periodic signals	Min. 20mils	Min. 20mils
Length matching between differential pairs (intra-pair)	5 mils	5 mils
Reference plane	GND referenced preferred	GND
Spacing from edge of plane	Min. 10*W mils (W=trace width)	Min. 10*W mils (W=trace width)
Via Usage	Max. 1 vias	Max. 1 vias

Table 11 USB 2.0 / 3.0 Layout information

3.2.2 Reference schematic - PCOM-C60B R0




Figure 7 USB 2.0 / 3.0 Reference schematic 1




Figure 8 USB 2.0/3.0 Reference schematic 2

3.2.3 Max trace length and available carrier trace length - USB 2.0 / 3.0

PIN	Name	Module Length	Max Length	Available Carrier length
A45	USB_PN0	3682.41	10000	6317.59
A46	USB_PP0	3681.05	10000	6318.95
B45	USB_PN1	3402.2	10000	6597.8
B46	USB_PP1	3402.59	10000	6597.41
A42	USB_PN2	3548.68	10000	6451.32
A43	USB_PP2	3550.39	10000	6449.61
B42	USB_PN3	2747.77	10000	7252.23
B43	USB_PP3	2752.11	10000	7247.89
A39	USB_PN4	3335.47	10000	6664.53
A40	USB_PP4	3335.78	10000	6664.22
B39	USB_PN5	2904.43	10000	7095.57
B40	USB_PP5	2902.3	10000	7097.7
A36	USB_PN6	3446.67	10000	6553.33
A37	USB_PP6	3444.82	10000	6555.18
B36	USB_PN7	2801.1	10000	7198.9
B37	USB_PP7	2803.2	10000	7196.8
D4	USB_SSTX0+	4150.05	7500	3349.95
D3	USB_SSTX0-	4148.76	7500	3351.24
D7	USB_SSTX1+	3947.8	7500	3552.2
D6	USB_SSTX1-	3946.15	7500	3553.85
D10	USB_SSTX2+	3813.48	7500	3686.52
D9	USB_SSTX2-	3814.1	7500	3685.9
D13	USB_SSTX3+	3122.29	7500	4377.71
D12	USB_SSTX3-	3124.63	7500	4375.37
C4	USB_SSRX0+	3743.02	7500	3756.98
C3	USB_SSRX0-	3739.46	7500	3760.54
C7	USB_SSRX1+	3364.68	7500	4135.32
C6	USB_SSRX1-	3362.12	7500	4137.88
C10	USB_SSRX2+	3611.5	7500	3888.5
C9	USB_SSRX2-	3611.03	7500	3888.97
C13	USB_SSRX3+	3574.17	7500	3925.83
C12	USB_SSRX3-	3572.55	7500	3927.45

Table 12 USB2.0 / 3.2 carrier available traces

3.3 DDI

PCOM-B658VGL DDI1

Pin#	Pin Name	COMe 3.0/3.1 Specification Specification (Signals Requiring Module Termination)	Pin Typ	B658 Module	Pwr Rail /Tolerance(Volt)
D26	DDI1_PAIR0+	AC coupled off Module.	O LV_DIFF	AC coupled off Module.	AC coupled off Module
D27	DDI1_PAIR0-				
D29	DDI1_PAIR1+				
D30	DDI1_PAIR1-				
D32	DDI1_PAIR2+				
D33	DDI1_PAIR2-				
D36	DDI1_PAIR3+				
D37	DDI1_PAIR3-				
D15	DDI1_CTRLCLK_ AUX+		I/O LV_DIFF	1.Module follow COM Express Spec Figure 4-7: Dual-Mode COM Express Module Implementation	AC coupled on Module
			I/O OD CMOS		3.3V / 3.3V
D16	DDI1_CTRLDATA _AUX-		I/O PCIE		AC coupled on Module
			I/O OD CMOS		3.3V / 3.3V
D34	DDI1_DDC_AUX _SEL	1M pull-down to logic ground on the Module	I CMOS	1M pull-down to GND on the Module	3.3V / 3.3V
C24	DDI1_HPD		I CMOS	Follow INTEL SKL PDG : PD 100k ohm to GND	3.3V / 3.3V

Table 13 B658VGL DDI1

PCOM-B658VGL DDI2

Pin#	Pin Name	COMe 3.0/3.1 Specification Specification (Signals Requiring Module Termination)	Pin Typ	B658 Module	Pwr Rail /Tolerance(Volt)
D39	DDI2_PAIR0+	AC coupled off Module.	O LV_DIFF	AC coupled off Module.	AC coupled off Module
D40	DDI2_PAIR0-				
D42	DDI2_PAIR1+				
D43	DDI2_PAIR1-				
D46	DDI2_PAIR2+				
D47	DDI2_PAIR2-				
D49	DDI2_PAIR3+				
D50	DDI2_PAIR3-				
C32	DDI2_CTRLCLK_A UX+		I/O LV_DIFF	1.Module flow COM Express Spec Figure 4-1: Dual-Mode COM Express Module Implementation	AC coupled on Module
			I/O OD CMOS		3.3V / 3.3V
C33	DDI2_CTRLDATA_ AUX-		I/O PCIE		AC coupled on Module
			I/O OD CMOS		3.3V / 3.3V
C34	DDI2_DDC_AUX_S EL	1M pull-down to logic ground on the Module	I CMOS	1M pull-down to GND on the Module.	3.3V / 3.3V
D44	DDI2_HPD		I CMOS	Follow INTEL SKL PDG : PD 100k ohm to GND	3.3V / 3.3V

Table 14 B658VGL DDI2

PCOM-B658VGL DDI3

Pin#	Pin Name	COME 3.0/3.1 Specification Specification (Signals Requiring Module Termination)	Pin Typ	B658 Module	Pwr Rail /Tolerance(Volt)
C39	DDI3_PAIR0+	AC coupled off Module.	O PCIE	DP/DP to VGA co-lay DDI signal. 1.DP:AC coupled off Module. 2.DP to VGA on board :AC coupled on Module.	AC coupled off Module
C40	DDI3_PAIR0-				
C42	DDI3_PAIR1+				
C43	DDI3_PAIR1-				
C46	DDI3_PAIR2+			AC coupled off Module.	
C47	DDI3_PAIR2-				
C49	DDI3_PAIR3+				
C50	DDI3_PAIR3-				
C36	DDI3_CTRLCLK_A UX+		I/O PCIE	1.Module flow COM Express Spec Figure 4-1: Dual-Mode COM Express Module Implementation	AC coupled on Module
			I/O OD CMOS		3.3V / 3.3V
C37	DDI3_CTRLDATA_ AUX-		I/O PCIE		AC coupled on Module
			I/O OD CMOS		
C38	DDI3_DDC_AUX_S EL	1M pull-down to logic ground on the Module	I CMOS	1M pull-down to GND on the Module.	3.3V / 3.3V
C44	DDI3_HPD			Follow INTEL SKL PDG : PD 100k ohm to GND	


Table 17 B658VGL DDI

3.3.1 PCB layout guideline - DDI (DP)

Parameter	Trace Routing
Transfer Rate	Max. 5.94 Gbit/s
Maximum signal line length (coupled traces)	10 inches
Differential Impedance	85 Ω +/-15%
Single-ended Impedance	50 Ω +/-15%
Trace width (W)	3.5 mil PCB stack-up dependent
Spacing between differential pairs (intra-pair) (S)	4mil PCB stack-up dependent
Spacing between pairs-to-pair	Min. 15mils
Spacing between differential pairs and high-speed periodic signals	Min. 15mils
Spacing between differential pairs and low-speed non periodic signals	Min. 15mils
Length matching between differential pairs (intra-pair)	Max. 5 mils
Spacing from edge of plane	Min. 10*W mils (W=trace width)
Via Usage	Max. 1
AC coupling capacitors	100nF

Table 18 DDI Layout information

3.3.2 Reference schematic - PCOM-C60B R0






Figure 9 Reference schematic - DDI

DDI

PIN	Name	Module Length	Max Length	Available Carrier length
D26	DDI1_PAIR0+	1550.02	10000	8449.98
D27	DDI1_PAIR0-	1550.18	10000	8449.82
D29	DDI1_PAIR1+	1593.02	10000	8406.98
D30	DDI1_PAIR1-	1590.04	10000	8409.96
D32	DDI1_PAIR2+	1549.84	10000	8450.16
D33	DDI1_PAIR2-	1546.08	10000	8453.92
D36	DDI1_PAIR3+	1576.53	10000	8423.47
D37	DDI1_PAIR3-	1574.15	10000	8425.85
D39	DDI2_PAIR0+	1127.7	10000	8872.3
D40	DDI2_PAIR0-	1127.21	10000	8872.79
D42	DDI2_PAIR1+	1171.55	10000	8828.45
D43	DDI2_PAIR1-	1169.8	10000	8830.2
D46	DDI2_PAIR2+	1130.62	10000	8869.38
D47	DDI2_PAIR2-	1127.58	10000	8872.42
D49	DDI2_PAIR3+	1129.2	10000	8870.8
D50	DDI2_PAIR3-	1125.83	10000	8874.17
C39	DDI3_PAIR0+	2496.73	10000	7503.27
C40	DDI3_PAIR0-	2493.93	10000	7506.07

C42	DDI3_PAIR1+	2489.05	10000	7510.95
C43	DDI3_PAIR1-	2488.21	10000	7511.79
C46	DDI3_PAIR2+	2503.46	10000	7496.54
C47	DDI3_PAIR2-	2502.84	10000	7497.16
C49	DDI3_PAIR3+	2497.01	10000	7502.99
C50	DDI3_PAIR3-	2497.71	10000	7502.29

Table 19 Carrier available traces - DDI

3.4 LAN

PCOM-B658VGL LAN

Pin#	Pin Name	COMe 3.0/3.1 Specification Specification (Signals Requiring Module Termination)	Pin Typ	B658 Module	Pwr Rail /Tolerance(Volt)
A12	GBE0_MDI0-		I/O MDI	Media Dependent Interface signal. I226 PHY chip on Module.	Less than 3.3V May be active in Suspend Suspend
A13	GBE0_MDI0+				
A9	GBE0_MDI1-				
A10	GBE0_MDI1+				
A6	GBE0_MDI2-				
A7	GBE0_MDI2+				
A2	GBE0_MDI3-				
A3	GBE0_MDI3+				
A8	GBE0_LINK#		OD CMOS	Gigabit Ethernet Controller 0 link indicator, active low.	3.3V Suspend/3.3V
A4	GBE0_LINK_1000#		OD(I/O) CMOS	Indicate 1Gbe signal speed.	3.3V Suspend/3.3V
A5	GBE0_LINK_2500#		OD(I/O) CMOS	Indicate 2.5Gbe signal speed.	3.3V Suspend/3.3V
A14	GBE0_CTREF(N/C)		REF	Reserved resistor (NP) (I219 internal 0.9V to central volt)	GND min 3.3V max
B2	GBE0_ACT#		OD(I/O) COMS	I226 PHY chip to Com Express Row	3.3V Suspend/3.3V

				connector.	
A49	GBE0_SDP		I/O CMOS	I226 PHY chip to Com Express Row connector.	3.3V Suspend /3.3V

Table 20 B658VGL LAN

RJ45 LED State for B658(ZR1):

Speed LED	
10Mbps	OFF
100Mbps	OFF
1000Mbps	Yellow
2500Mbps	Green
Link-Activity LED	
Link-up	Green
Tx/Rx Activity	Blinking Green

3.4.1 PCB layout guideline - LAN

Parameter	Trace Routing
Differential Impedance	100 Ω +/-10%
Single-ended Impedance	50 Ω +/-10%
Trace width (W)	4 mil PCB stack-up dependent
Spacing between differential pairs (intra-pair) (S)	9 mil PCB stack-up dependent
Spacing between RX and TX pairs (inter-pair) (s)	Min. 28 mils
Length matching between RX and TX pairs (inter-pair)	Max. 10mils
Spacing from edge of plane	Min. 10*W mils (W=trace width)

Table 15 LAN Layout information

3.4.2 Reference schematic – for 2.5G LAN




Figure 10 Reference schematic – LAN

3.4.3 Max trace length and available carrier trace length -

LAN

PIN	Name	Module Length	Max Length	Available Carrier length
A13	GBE0_MDI0+	691.33	4000	3308.67
A12	GBE0_MDI0-	689.45	4000	3310.55
A10	GBE0_MDI1+	686.77	4000	3313.23
A9	GBE0_MDI1-	683.93	4000	3316.07
A7	GBE0_MDI2+	700.83	4000	3299.17
A6	GBE0_MDI2-	698.13	4000	3301.87
A3	GBE0_MDI3+	734	4000	3266
A2	GBE0_MDI3-	733.07	4000	3266.93

Table 16 Carrier available traces - LAN

3.5 SATA

PCOM-B657VGL SATA

Pin#	Pin Name	COMe 3.0/3.1 Specification (Signals Requiring Module Termination)	Pin Typ	B658 Module	Pwr Rail /Tolerance(Volt)
A16	SATA0_TX+	AC coupled on the Module	O	0.01uF AC coupled on the Module(Gen3).	AC coupled on Module
A17	SATA0_TX-		SATA		
A19	SATA0_RX+		I		
A20	SATA0_RX-		SATA		
B16	SATA1_TX+		O		
B17	SATA1_TX-		SATA		
B19	SATA1_RX+		I		
B20	SATA1_RX-		SATA		
A28	(S)ATA_ACT#		O/D(I/O) CMOS	PU 4.7k ohm to V3P3S .	3.3V / 3.3V
B18	SUS_STAT#	Indicates imminent suspend operation; used to notify LPC devices	O CMOS	EC to Com Express Row connector.	3.3VSuspend/ 3.3V

Table 17 B658VGL SATA

3.5.1 PCB layout guideline -SATA

Parameter	Trace Routing
Transfer Rate	Up to 6.0 Gbit/s
Maximum signal line length (coupled traces)	6.0 inches
Differential Impedance	85 Ω +/-15%
Single-ended Impedance	50 Ω +/-15%
Trace width (W)	3.5 mil PCB stack-up dependent
Spacing between differential pairs (intra-pair) (S)	4mil PCB stack-up dependent
Spacing between differential pairs and high-speed periodic signals	Min. 20 mils

Spacing between differential pairs and low-speed non periodic signals	Min. 15 mils
Length matching between differential pairs (intra-pair)	Max. 5mils
Spacing from edge of plane	Min. 10*W mils (W=trace width)
Via Usage	A maximum of 1 vias is recommended.
AC Coupling capacitors	AC coupling capacitors for the TX and RX lines are incorporated on the COM Express Module
Reference plane	SATA pairs should be routed against a continuous GND plane.

Table 18 SATA layout information

3.5.2 Reference schematic - PCOM-C60B R0




Figure 11 Reference schematic - SATA

3.5.3 Max trace length and available carrier trace length -

SATA

PIN	Name	Module Length	Max Length	Available Carrier length
A19	SATA0_RX+	645.78	6000	5354.22
A20	SATA0_RX-	645.46	6000	5354.54
A16	SATA0_TX+	528.28	6000	5471.72
A17	SATA0_TX-	530.68	6000	5469.32
B19	SATA1_RX+	429.14	6000	5570.86

B20	SATA1_RX-	427.65	6000	5572.35
B16	SATA1_TX+	554.37	6000	5445.63
B17	SATA1_TX-	554.95	6000	5445.05

Table 19 Carrier available traces - SATA

3.6 LVDS

PCOM-B658VG LVDS

Pin#	Pin Name	COMe 3.0/3.1 Specification Specification (Signals Requiring Module Termination)	Pin Typ	B658 Module	Power Rail /Tolerance(Volt)
A71	LVDS_A0+		O LVDS	According to COM Express Spec 3.1 Table 4.39 LVDS/eDP Pin Assignment definition Co-lay,default module PTN3460 to LVDS Com Express Row connector.	LVDS
A72	LVDS_A0-				
A73	LVDS_A1+				
A74	LVDS_A1-				
A75	LVDS_A2+				
A76	LVDS_A2-				
A78	LVDS_A3+				
A79	LVDS_A3-				
A81	LVDS_A_CK+				
A82	LVDS_A_CK-				
B71	LVDS_B0+				
B72	LVDS_B0-				
B73	LVDS_B1+				
B74	LVDS_B1-				
B75	LVDS_B2+				
B76	LVDS_B2-				
B77	LVDS_B3+				
B78	LVDS_B3-				
B83	LVDS_BKLT_CTRL		O CMOS	LVDS_BKLT_CTRL	3.3V/ 3.3V
A77	LVDS_VDD_EN			LVDS panel power enable	
B79	LVDS_BKLT_EN			According to COM	
A83	LVDS_I2C_CK		I/O OD CMOS	Express Spec 2.1 Table	
A84	LVDS_I2C_DAT			4.37 LVDS/eDP Pin	

				Assignment definition Co-lay,default module PTN3460 to LVDS DDC signal to Com Express Row connector.	
--	--	--	--	--	--

Table 20 B658VGL LVDS

3.6.1 PCB layout guideline - LVDS

Parameter	Trace Routing
Maximum signal line length to the LVDS connector (coupled traces)	10 inches
Differential Impedance	100 Ω +/-20%
Single-ended Impedance	50 Ω +/-15%
Trace width (W)	PCB stack-up dependent
Spacing between differential pair signals (intra-pair) (S)	30 PCB stack-up dependent
Spacing between pair to pairs (inter-pair) (s)	Min. 20mils
Spacing between differential pairs and high-speed periodic signals	Min. 20mils
Spacing between differential pairs and low-speed non periodic signals	Min. 20mils
Length matching between differential pairs (intra-pair)	+/- 20mils
Length matching between clock and data pairs (inter-pair)	+/- 20mils
Length matching between data pairs (inter-pair)	+/- 40mils
Spacing from edge of plane	+/- 40mils
Reference plane	GND referenced preferred
Via Usage	Max. of 2 vias per line

Table 21 LVDS Layout information

3.6.2 Reference schematic - PCOM-C60B R0




Figure 12 Reference schematic - LVDS

3.6.3 Max trace length and available carrier trace length - LVDS

PIN	Name	Module Length	Max Length	Available Carrier length
A71	LVDS_A0+	927.95	10000	9072.05
A72	LVDS_A0-	926.94	10000	9073.06
A73	LVDS_A1+	900.66	10000	9099.34
A74	LVDS_A1-	898.2	10000	9101.8
A75	LVDS_A2+	881.23	10000	9118.77
A76	LVDS_A2-	880.35	10000	9119.65
A78	LVDS_A3+	846.69	10000	9153.31
A79	LVDS_A3-	849.49	10000	9150.51
A81	LVDS_A_CK+	897.17	10000	9102.83
A82	LVDS_A_CK-	896.61	10000	9103.39
A83	LVDS_I2CCLK	1148.93	12000	10851.07

A84	LVDS_I2CDAT	1146	12000	10854
-----	-------------	------	-------	-------

Table 22 Carrier available traces – LVDS Channel A

PIN	Name	Module Length	Max Length	Available Carrier length
B71	LVDS_B0+	732.94	10000	9267.06
B72	LVDS_B0-	734.51	10000	9265.49
B73	LVDS_B1+	722.01	10000	9277.99
B74	LVDS_B1-	722.66	10000	9277.34
B75	LVDS_B2+	708.57	10000	9291.43
B76	LVDS_B2-	706.76	10000	9293.24
B77	LVDS_B3+	885.47	10000	9114.53
B78	LVDS_B3-	886.38	10000	9113.62
B81	LVDS_B_CK+	792.47	10000	9207.53
B82	LVDS_B_CK-	791.46	10000	9208.54

Table 23 Carrier available traces – LVDS Channel B

3.7 UART

PCOM-B658VGL UART

Pin#	Pin Name	COMe 3.0/3.1 Specification (Signals Requiring Module Termination)	Pin Typ	B658 Module	Pwr Rail /Tolerance(Volt)
A98	SER0_TX		O CMOS		3.3V Suspend/ 3.3V
A99	SER0_RX	PU on Module	I CMOS	PU 47K to V3P3S on Module	
A101	SER1_TX		O CMOS		
A102	SER1_RX	PU on Module	I CMOS	PU 47K to V3P3S on Module	

Table 24 B658VGL UART

3.7.1 Reference schematic - PCOM-C605R




Figure 13 Reference schematic - UART

3.8 I2C

PCOM-B658VGL I2C

Pin#	Pin Name	COMe 3.0/3.1 Specification (Signals Requiring Module Termination)	Pin Typ	B658 Module	Pwr Rail /Tolerance(Volt)
B33	I2C_CLK	Pulled-up to 3.3V Standby on module with a 2.2kΩ resistor	I/O OD CMOS	PU 2.2k ohm to VCC3P3A_DSW .	3.3V Suspend/ 3.3V
B34	I2C_DAT				

Table 25 B658VGL I2C

3.9 SMBus

PCOM-B658VGL SMBus

Pin#	Pin Name	COMe 3.0/3.1 Specification (Signals Requiring Module Termination)	Pin Typ	B658 Module	Pwr Rail /Tolerance(Volt)
B13	SMB_CLK	Pulled-up to 3.3V standby on module with a 2.2kΩ resistor	I/O OD CMOS	PU 2.2k ohm to V3P3A	3.3VSuspend/ 3.3V
B14	SMB_DAT				
B15	SMB_ALERT#	-	I CMOS		

Table 26 B658VGL SMBus

3.9 GPIO

PCOM-B658VGL GPIO

Pin#	Pin Name	COMe 3.0/3.1 Specification (Signals Requiring Module Termination)	Pin Typ	B658 Module	Pwr Rail /Tolerance(Volt)
A54	GPI0	Pulled high internally on the Module.	I CMOS	PU 4.7k ohm to V3P3S.	3.3V/3.3V
A63	GPI1				
A67	GPI2				
A85	GPI3				
A93	GPO0	-	O CMOS	EC to Com Express Row connector.	3.3V/ 3.3V
B54	GPO1	-			
B57	GPO2	-			
B63	GPO3	-			

Table 27 B658VGL GPIO

3.10 LPC

PCOM-B658VG LPC

Pin#	Pin Name	COMe 3.0/3.1 Specification (Signals Requiring Module Termination)	Pin Typ	B658VGL Module	Pwr Rail /Tolerance (Volt)
A50	LPC_SERIRQ	Pulled-up to 3.3V on module with a 8.2~10kΩ resistor	I/O CMOS	NONE	3.3V/3.3V
B3	LPC_FRAME#	-	O CMOS	F85227 (eSPI to LPC IC) to Com Express Row connector.	
B4	LPC_AD0	-	I/O CMOS		
B5	LPC_AD1	-			
B6	LPC_AD2	-			
B7	LPC_AD3	-			
B8	LPC_DRQ0#	-	I CMOS	NC	
B9	LPC_DRQ1#	-		ESPI_ALERT1#	
B10	LPC_CLK	-	O CMOS	Series connection 22 ohm (Intel CRB)	

Table 28 B658VGL LPC

3.11 SPI

An external SPI BIOS is designed on the Carrier board, which allows the Module boot from the Carrier SPI BIOS. To achieve this function, the BIOS_DIS0# and BIOS_DIS1# must be designed as a selectable method on the Carrier.


PCOM-B658VGL SPI

Pin#	Pin Name	COMe 3.0/3.1 Specification (Signals Requiring Module Termination)	Pin Typ	B658VGL Module	Pwr Rail /Tolerance (Volt)
A34	BIOS_DIS0#	Pulled up to 3.3V on module with a 10K Ω resistor	I	PU 10k ohm to VCC3P3A_DSW	NA
B88	BIOS_DIS1#		CMOS		
A91	SPI_POWER	Power supply for Carrier Board SPI – sourced from Module – nominally 3.3V. The Module shall provide a minimum of 100mA on SPI_POWER	Power Out	SPI_POWER	3.3V Suspend/ 3.3V
A92	SPI_MISO	All such terminations shall be on the Module	I CMOS	15 ohm series connection	
A94	SPI_CLK	When supporting Carrier Board based SPI devices, the SPI_MISO, SPI_MOSI and SPI_CLK line shall have a series resistor of 15 Ω	O CMOS		
A95	SPI_MOSI				
B97	SPI_CS#	-	O CMOS	-	

Table 30 PCOM-B658VGL SPI

(Single Ended) trace impedance for all lines (data, clock, and chip selects) should be 50 ohms. The junction branch point (a via for each signal in the set SPI_MISO, SPI_MOSI and SPI_CLK) marked with a red 'BP' in the figure should be placed as close as possible (within 100 mil) to the relevant Module Connector ball. The series resistors shown in the Figure should be 15 ohms.

Figure 5.13: COM Express BOOT SPI Topology – Data and Clock lines



3.11.1 Reference schematic - PCOM-C60B R0




Figure 15 Reference schematic – SPI

3.12 VGA

PCOM-B658VG VGA



Pin#	Pin Name	COMe 3.0/3.1 Specification (Signals Requiring Module Termination)	Pin Typ	B658VGL Module	Pwr Rail /Tolerance(Volt)
B89	VGA_RED	The analog VGA data lines are typically terminated with 150 ohms to GND on the Module, and with a parallel 150 ohms to GND at the Carrier VGA connector, for a combined 75 ohm Module / Carrier termination. The VGA monitor is also terminated with 75 ohms to GND. A 37.5 ohm characteristic impedance cable is typically used.	O Analog	PD 150 ohm	Analog
B91	VGA_GRN				
B92	VGA_BLU				
B93	VGA_HSYNC	-	O CMOS	-	3.3V / 3.3V
B94	VGA_VSYNC	-	O CMOS	-	3.3V / 3.3V
B95	VGA_I2C_CK	-	I/O OD CMOS	PU 2.2k ohm to V3P3S.	3.3V / 3.3V
B96	VGA_I2C_DAT	-	I/O OD CMOS	PU 2.2k ohm to V3P3S.	3.3V / 3.3V

Table 31 PCOM-B658VGL VGA

3.12.1 PCB layout guideline - VGA


Parameter	Trace Routing
Maximum signal line length to the LVDS connector (coupled traces)	7.5 inches
PD Resistance	150 ohm
Single-ended Impedance	50 Ω +/-15%
Trace width (W)	4~5 mil PCB stack-up dependent
Spacing between pairs-to-pairs (inter-pair) (s) _RGB	20 mil (30 preferred)

Table 32 VGA Layout information


Figure 6-1. R, G, B Board Routing Recommendation for BTX/ μ BTX platforms

3.12.2 Reference schematic - PCOM-C60B ZR3


VGA_CONNECTOR




VGA_RGB



VGA_CLK&DAT



VGA_H&V



VGA_PROTECTION




Figure 16 Reference schematic - VGA

3.12.3 Max trace length and available carrier trace length - VGA

PIN	Name	Module Length	Max Length	Available Carrier length
B89	VGA_RED	859.05	7500	6640.95
B91	VGA_GRN	799.2	7500	6700.8
B92	VGA_BLU	853.75	7500	6646.25
B93	VGA_HSYNC	762.91	7500	6737.09
B94	VGA_VSYNC	780.69	7500	6719.31
B95	VGA_I2C_CK	927.3	7500	6572.7
B96	VGA_I2C_DAT	841.92	7500	6658.08

Table 33 Carrier available traces – VGA

3.13 RTC

To implement the RTC Battery according to the Underwriters Laboratories Inc® (UL) guidelines, battery cells must be protected against a reverse current going to the cell. This can be done by either a series low-leakage diode and/or a series resistor. Revision 1.0 of this specification did not specify the location of this diode and the location was vendor implementation specific. For revision 2.0 Carrier Boards, a protection diode or a series resistor shall be placed on the Carrier Board. For backwards compatibility, a revision 2.0 Module may also implement the protection diode.

Note: If a Schottky diode is used, the leakage current must not exceed the UL requirement of the battery, especially at the temperature limits.

Power Rail	Module Pin Current Capability (Amps)	Nominal Input (Volts)	Input Range (Volts)	Max Input Ripple (mV)
VCC_RTC	0.5	3	2.0 - 3.3	+/-20




Figure 17 Reference schematic - RTC

4 Power

PCOM-B658VGL is designed for both AT and ATX power mode, which depends on the power mode design on carrier board. The following ATX and AT mode power sequences are provided for the carrier design guideline.

4.1 Power sequence

The ATX power sequence is based on PCOM-B658VGL-ZR0 with evaluation carrier PCOM-C60B-R0 or PCOM-C605-R0.




Figure 17 B658VGL ATX Mode power sequence

The AT power sequence is based on PCOM- B658VGL with evaluation carrier PCOM-C60B-R0 or PCOM-C605-R0.




Figure 18 B658VGL AT Mode power sequence

5 Mechanical

5.1 PCOM-B658VGL Dimension

PCOM-B658VGL top & bottom side view dimension




Figure 19 PCOM-B658VGL Dimension – TOP & Bottom

PCOM-B658VGL cooler / heatsink / heatspreader dimension




Figure 20 PCOM-B658VGL cooler / heatsink / heatspreader dimension

6 COM Express Module and Carrier protection design

6.1 Module protection

PCOM-B658VGL Type 6 is also compatible with COM Express Type 2 carrier, Schottky diode protection has been design on the COM Express module for Serial Port, FAN(PWMOUT & TACHIN), LID and SLEEP. Please refer to Fig.21 Module circuit protection schematic.




Figure 21 Circuit protection on Module

6.2 Carrier protection

Avoiding Carrier accidentally exposure to VCC_12V pool, a circuit protection design should be implemented on the Carrier, please refer to Fig.22 Carrier circuit protection schematic.




Figure 22 Circuit protection on Carrier

7 Industry Specifications

Low Pin Count Interface Specification, Revision 1.0 (LPC)

<http://www.intel.com/design/chipsets/industry/lpc.htm>

Universal Serial Bus (USB) Specification, Revision 2.0 <http://www.usb.org/home>

PCI Specification, Revision 2.3 <https://www.pcisig.com/specifications>

Serial ATA Specification, Revision 3.0 <http://www.serialata.org/>

PCI Express Base Specification, Revision 2.0 <https://www.pcisig.com/specifications>

PICMG® COM Express Module™ Base Specification <http://www.picmg.org/>

PICMG®COM Express Carrier Board Design Guide <http://www.picmg.org/>